The source could not be displayed because it is larger than 1 MB.
You can
load it anyway or download it
instead.
-
Dan Nicolaescu authored
(verilog-sk-module, verilog-sk-function, verilog-sk-begin) (verilog-sk-if, verilog-sk-wire, verilog-sk-for) (verilog-sk-state-machine): Quote all calls to "auxiliary skeleton"s to prevent infloops.
f07fe184