Fix indentation of default clocking definitions.
* verilog-mode.el (verilog-default-clocking-re): Fix indentation of default clocking definitions, Verilog-Mode bug1457. Reported by Paul Donahue.
Name | Stage | Failure | ||
---|---|---|---|---|
failed
|
test-all | Test | ||
|